


ARM embedded Systems

Assignment - 2

1) What is the importance of Barrel shifter Data Processing instructions ^{explain} with relevant examples.



- R_n can be more than just a register or immediate value.
- It can be a register R_n that has been preprocessed by the barrel shifter prior to being used by a data processing instruction.
- Data processing instructions are processed within the arithmetic logic unit (ALU).
- A unique and powerful feature of the ARM processor is the ability to shift the 32 bit binary pattern in one of the source registers left or right by a specific no of positions before it enters the ALU.
- This shift increases the power & flexibility of many data processing operations.
- Pre-processing or shift occurs within the cycle time of the instruction. This is particularly useful for loading constants into a register & achieving fast multiplication or division by a power of 2.

$\$r_0 = 0x00000000$

$\$r_1 = 0x80000004$

MOVS $\$r_0, \$r_1, LSL \#1$

POST $cpsr, nzcvqifl, USER$

$\$r_0 = 0x00000008$

$\$r_1 = 0x80000004$

2x Different addressing modes for load store multiple instructions with relevant examples.

→ Addressing mode

Addressing mode	Description	Start address	End address	Rn!
IA	Increment after	R_n	$R_n + 4 * N - 4$	$R_n + 4 * N$
IB	Increment before	$R_n + 4$	$R_n + 4 * N$	$R_n + 4 * N$
DA	Decrement after	$R_n - 4 * N + 4$	R_n	$R_n - 4 * N$
DB	Decrement before	$R_n - 4 * N$	$R_n - 4$	$R_n - 4 * N$

* The base register R_n determines the source or destination address for a load store multiple instruction.

* This register can be optionally updated following the transfer.
* This occurs when register R_n is followed by the ! character.

Eg: register $\$r_0$ is the base register R_n and is followed by !, indicating that the register is updated after the instruction is executed.

the "-" character is used to identify a range of registers (In this case the range is from register $\$r_1$ to $\$r_3$ inclusive)

$\text{mem32}[0x80010] = 0x01$

$\$r_0 = 0x00080010$

$\$r_1 = 0x00000000$

$\$r_2 = 0x00000000$

$\$r_3 = 0x00000000$

LDMIA $\$r_0!, \{ \$r_1 - \$r_3 \}$

POST $R_0 = 0X0008001c$
 $R_1 = 0X00000001$
 $R_2 = 0X00000002$
 $R_3 = 0X00000003$

3.2 SWP instruction and semaphore implementation example.

- The SWP instruction is a special case of a load store instruction. It swaps the contents of memory with the contents of a register.
- This instruction is an atomic operation.
- It reads & writes a location in the same bus operation, preventing any other instruction from reading or writing to that location until it completes.

Syntax: SWP{B}{<cond>} Rd, Rn, [Rn]

Eg: Swap instruction loads a word from memory into register R_0 & overwrites the memory with register R_1 .

PRE mem32[0X9000] = 0X12345678
 $R_0 = 0X00000000$
 $R_1 = 0X11112222$
 $R_2 = 0X00009000$
 SWP $R_0, R_1, [R_2]$

POST mem32[0X9000] = 0X11112222
 $R_0 = 0X12345678$
 $R_1 = 0X11112222$
 $R_2 = 0X00009000$

Eg: Shows a simple data guard that can be used to protect data from being written by another task. The SWP instruction "holds the bus" until the transaction is complete.

```

spin
MOV  R1, "Semaphore"
MOV  R2, #1
SWP  R3, R2, [R1]; holds the bus until complete
CMP  R3, #1
BEQ  spin
  
```

- The address pointed by the semaphore either contains the value 0 or 1
- When the semaphore equals 1, then the service in question is being used by another process.
- The routine will continue to loop around until the service is released by the other process - in other words, when the semaphore address location contains the value 0.

4) Atomic operation: ARM says that Load & Store instructions are atomic & it's execution is guaranteed to be complete before interrupt handler executes.

5) Explain the working of stack memory considering STMED and STMED.

5) Explain Push and Pop instruction in Thumb stack operations with examples.

→ The stack thumb stack operations are different from the equivalent ARM instructions because they use the more traditional POP & PUSH concept

Syntax: POP {low-register-list, pc}
 PUSH {low-register-list, lsb}

POP	pop registers from the stack	$Rd^{xN} \leftarrow mem32[sp+4*N], sp = sp+4*N$
PUSH	push registers on to the stack	$Rd^{xN} \rightarrow mem32[sp+4*N], sp = sp-4*N$

x) There is no stack pointer in the instruction. because the stack pointer is fixed as register R13 in Thumb operations & sp is automatically updated.

x) The list of registers is limited to the low registers R10 to R17 ^{link register}

x) The PUSH register list is also can include the ^{pc} & POP includes pc.

x) This provides support for subroutine entry & exit.

eg: To use the POP & PUSH instructions

The subroutine ThumbRoutine is called using a branch with link (BL) instruction.

```
; call subroutine
BL ThumbRoutine
; continue
```

ThumbRoutine

PUSH {R11, LR} ; enter subroutine
MOV R10, #2
POP {R11, PC} ; return from subroutine

- * LR is pushed onto the stack with R11
- * Upon return, register R11 is popped off the stack, as well as the return address, being loading into the PC.
- This returns from the subroutine.

6) Explain Conditional execution in ARM & explain the same by writing an ALP subroutine to find GCD of two numbers.

→ Conditional Execution:

- Most ARM instructions are conditionally executed - the instructions only execute if the condition code flags pass a given condition or test.
- It permits to increase the performance & code density
- The condition field is a two-letter mnemonic appended to the instruction mnemonic.
- The default mnemonic is AL or always execute.
- CE reduces the number of branches & pipeline flushes. Thus performance of the executed code is ~~become~~ improved.
- CE depends on 2 components:
 - 1) Condition field
 - 2) Condition flags

Eg: Shows an ADD instruction with the EQ condition appended
This instruction will only be executed when the zero flag in the CPSR is set to 1.

; R10 = R1 + R2 if zero flag is set
ADDEQ R10, R1, R2